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ABSTRACT
Data acquisition boards will take advantage of the LHCb upgrade between 2018 and 2019 
during the Long Shutdown 2 of CERN experiments. These improvements aim to the config-
uration and re-structuring of data acquisition techniques in terms of increased luminosity 
and its current center-of-mass energy. Accordingly, we documented the current condition 
of the detector, its acquisition techniques and protocols. This paper will emphasize the 
Scintillating Fibers (SciFi) detector, which is one of LHCb’s future sub-detectors that is in 
charge of trace pattern recognition by recording significant events in data transmission. It 
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will also show step by step the modifications made to the codes to move from a Standard 
Mode to a Wide Bus Mode, increasing data rate by reducing control bits. This improvement 
will enlarge the amount of analyzable event data.
Keywords: code configuration; LHCb; particle detectors; scintillating fibers; VHDL program-
ming.
RESUMEN
Las tarjetas de adquisición se servirán de la actualización del LHCb, que tendrá lugar en el 
periodo entre 2018 y 2019, durante el Long Shutdown 2 de los experimentos del CERN. Estas 
mejoras apuntan a la configuración y reestructuración de las técnicas de adquisición de da-
tos, debido al incremento en la luminosidad y correspondientemente con su energía de centro 
de masa actual. Por lo tanto, se documenta la condición del detector, sus técnicas de adqui-
sición y sus protocolos. Se hará énfasis en las Fibras de Centelleo (SciFi), uno de los futuros 
subdetectores del LHCb, encargado del reconocimiento de patrones de trazas, basado en los 
cruces o impactos que ocurren sobre sus fibras, además del registro de eventos significativos 
en la transmisión de datos. Este artículo presenta paso a paso las modificaciones aplicadas a 
los códigos para pasar del Modo Estándar al Modo de Bus Ampliado, incrementando la tasa 
de datos mediante la reducción de bits de control, para acrecentar el número de información 
analizable sobre los eventos.
Palabras Clave: configuración de código; detectores de partículas; fibras centelleantes; LHCb; 
programación en VHDL.
INTRODUCTION
This article is part of the technological de-
velopment and new findings in the field of 
high energy physics applied to data acquisi-
tion in detecting elementary particles. These 
developments were achieved in cooperation 
with CERN based on LHC experiments, par-
ticularly the LHCb, performed along with Uni-
versidad del Tolima, Universidad Nacional 
de Colombia and Universidad de Ibagué. The 
experiment took place at the LPNHE (Lab-
oratoire Physique Nucléaire et de Hautes 
Énergies) in Paris, France to assist in the 
development of programming codes to opti-
mize data acquisition.
In order to take advantage of the planned 
modifications for the LHCb upgrade from 
2018 to 2019 during the Long Shutdown 2 
(LS2) to improve its acquisition capacity 
and storage, the codes were managed for 
event detection. This paper presents the op-
eration mode configurations for acquisition 
boards to achieve higher efficiency using 
shorter sampling times. The main feature 
of the LHCb upgrade will be an increase in 
the instantaneous luminosity by a factor of 
five compared to the current one, which is 
expected to improve the experiment’s back-
ground, enhance the number of collisions 
and increase the accumulation of possible 
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valid events [1-2]. This will optimize the ex-
periment in the pursuit of knowledge be-
cause statistical data management will be 
improved, i.e. if the quantity of data is higher, 
then its mathematical treatment and anal-
ysis will be more accurate. So, the particle 
physics conclusions gathered at CERN are 
claimed to be supported by meaningful in-
formation. 
There are several types of sub-detectors 
in LHCb. This paper will focus on Scintillat-
ing Fibers (SciFi) as one of the new interme-
diate layers of the future detection system. 
The SciFi is in charge of trace pattern recog-
nition based on the hits it receives and the 
recording of significant events in data trans-
mission. The proximity of detection layers to 
the beam-pipe determines their event densi-
ty. This means that there must be more than 
one operation mode because of the location 
of each Scintillating Fiber module, according 
to their occupancies [2-3]. Because of this, 
an alternative operation mode will be tested 
to check how it works, as an improvement of 
the standard one. This premise will be dis-
cussed shortly. 
Code configurations were executed in 
the VHDL programming language used in 
CERN’s experimental processes due to its 
low sampling times. This language is useful 
because of the velocities–nearly the speed 
of light—operating at CERN. Thus, it is pos-
sible to collect more data and, if more data 
are collected, the statistics issue discussed 
above will be easier to solve [4-5]. The exper-
imental factor is decisive in scientific theo-
ry consolidation, which is the raison d’être 
of specialized research centers in different 
areas. Consequently, this practice must take 
place at CERN’s laboratories with the LHCb’s 
collaboration [6-7-8-9-10].
Two operation modes were studied in 
this experiment, which are Standard Mode 
and Wide Bus Mode. Each has different use-
ful features to detect and recognize events. 
The difference between them is the distri-
bution of bits in the transmission and re-
ception frames. The Standard Mode has a 
greater number of control bits and the Wide 
Bus Mode has a greater number of event 
data bits. These modes have 120 bits per 
frame, distributed into four sections: Head-
er (H – 4 bits), to recognize the first bits in 
a frame for synchronicity and identification; 
Slow Control (SC – 4 bits), implemented in 
processes without significant recognition 
times; User Data (D – depends on the use), 
for event transmission; and Extra User Data 
(ED – depends on the use), as shown in Fig. 
1 [11-12]. ED could be implemented as a con-
trol scheme instead of increasing User Data. 
Because of SEUs (Single Event Upsets), 
mode setting is defined by the radiation lev-
els to which they are exposed.
Fig. 1. Encoding frame. Adapted from CERN/LHCb, 2014 [11]
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The aim of the LHCb experiment is to 
study CP violation regarding the decays that 
occur in flavor-changing particles based on 
the CKM matrix. These studies need data 
acquisition methods. Most of them are stud-
ied by B physics, in which the probability of 
any event leading to conclusions toward 
matter-antimatter asymmetry is higher than 
in others, considering less expensive oper-
ations [13-14-15]. There are different types 
of rare decay channels to study heavy-flavor 
physics because of the transformation of B 
mesons into other particles. Their lifetimes 
are extremely short, so a vast sampling fre-
quency is needed for trace reconstruction 
[7-16-17-18-19]. It is advisable to have a lot 
of data to analyze the particle’s behavior 
since plentiful data can yield more reliable 
statistics. Sub-detectors are perpendicular 
to the incident beam-pipe, making the study 
of electro-weak interactions, charge currents 
and QCD easier [6-7-18].
Due to increased luminosity in the LS2, 
acquisition data boards have to be improved 
not only in their hardware, but in their inner 
codes. Currently, for RUN2, luminosity of 8 
fb-1 is expected by adding up RUN1 and RUN2 
results of 3 fb-1 and 5 fb-1, respectively. This 
project is part of the LHCb upgrade, in which 
integrated luminosity is expected to reach 
50 fb-1, with instantaneous luminosity of 
2x1033cm-2s-1 for RUN3. If luminosity is great-
er, then the probability of finding valid events 
is higher. In RUN2, sampling frequency is 1 
MHz, but because of increased luminosity, it 
is necessary to enhance sampling frequency 
to over 40 MHz; i.e. one data frame every 
25 ns, which will improve the decay channel 
range. These changes are important in the 
trigger system due to the implementation 
times; that is, if data acquisition velocity is 
higher, then a trigger should be managed to 
maintain robust control of the events and 
their classification [1-3-20]. This matter will 
be discussed in the next chapter.
The document is divided into three chap-
ters, which describe the procedure of the 
project. The introduction explains the pur-
pose of the changes and the tools that have 
been considered for their consolidation. 
Chapter one, “Materials and methods”, is a 
study of the Scintillating Fiber sub-detector 
and the digital electronics that has been 
used, its operation modes and respective 
modifications. The second chapter, “Results 
and discussion”, describes in detail the pro-
gramming configurations. The results are ex-
plained in an understandable way, so it is not 
mandatory to check the code itself. Finally, 
the conclusions gather the hypothesis, back-
ground and results.
2. MATERIALS AND METHODS
The boards used in the transmission and 
reception were Stratix V GX, which are FP-
GAs equipped with high-velocity optical fiber 
connections from Altera. The Stratix V GX 
is radiation efficient and, thus, it is built as 
an ASIC [3-21-22]. To handle the new sam-
pling frequency, it is necessary to implement 
a new tracker in the intermediate stages of 
detection, which introduces the SciFi in this 
upgrade. Furthermore, the SciFi will aim 
to improve the detector’s acceptance. The 
SciFi is composed of Silicon Photomultipli-
ers (SiPM) built with 2.5 m 250-μm diame-
ter fibers, arranged in parallel so that, when 
they get in contact with a particle trace or 
any event, they will generate an oscillating 
signal using a PLL for better definition and 
precision. The SiPMs are found inside the 
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Readout Boxes on the top and bottom of the 
detector where pixels are located [1-3-20-23-
24-25]. All the modifications in this project 
were made for this sub-detector. For this pur-
pose, many protocols and sub-routines have 
been changed.
The signal trigger improves and affords 
a higher quantity of data recording from 
the boards and storage resources. For that 
purpose, a Low-Level Trigger (LLT) has been 
considered for implementation. This LLT 
determines readout capacity and utility of 
events for better storage space in the buf-
fers by disregarding first-trigger decisions 
that do not seem to correspond to relevant 
data [3-20-26-27].
2.1. Scintillating fibers
Considering the difficulties for big compo-
nent transportation into LHCb caverns, a 
modular division must be made to construct 
the SciFi. This is built in three stations with 
four layers per station, and each layer with 
four quadrants. Each quadrant is composed 
of 96 SiPM arrangements, with 128 chan-
nels per arrangement, for higher precision in 
event location. The SiPMs are solid-state de-
vices for trace detection, which are consid-
ered active elements because they produce 
an optical oscillating signal [1]. The SiPM 
modules are built with two matrices of 64 
silicon channels coupled in packages. Each 
pixel’s size is 57.5 μm × 62.5 μm and, since 
the channel has 96 pixels, its dimension is 
0.25 mm × 1.5 mm depending on the pixel 
to be implemented [1-28-29]. These SiPM ar-
rangements are 2.5 m long, so they can be 
organized as a 5 m × 6 m module for better 
acceptance. SciFi characterization is defined 
by simulation processes and commercial 
photomultiplier implementation in order to 
consider any advantages or disadvantages 
in detection [23-24-30].
Fig. 2. Scintillating Fibers arrangement with occupancy levels versus SiPM ID chart. Adapted  
from CERN/LHCb, 2014 [30]
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As can be noted in Fig. 2, the noise corre-
sponds to after-pulse, one of the less desired 
and more frequent signals in the background 
noise for the SiPM due to the emission of a 
photoelectron. One of the most important 
mechanisms where these phenomena oc-
cur is residual gas ionization, leading to the 
acceleration of a photoelectron within pho-
tomultipliers. The back-scattered electrons 
also generate after-pulses in the dynodes 
(photomultiplier tube electrodes), which 
come back after traveling for a while inside 
the SiPM [30-31]. SciFi layers are equidistant 
from one another inside the global system 
for better detection resolution [1].
Each station is distributed into four de-
tection layers whose given coordinate mea-
sures (X,U,V,X) for the SiPM are oriented as 
(0°,+5°,-5°,0°) with respect to the y axis for 
better precision in data acquisition. The first 
and last layers do not show any inclination, 
whereas those in-between are +5° and -5°, 
respectively. Their inclinations allow a more 
detailed observation of the actual points 
where traces occur by operating their inter-
sections and comparing those results with 
the stations close to each channel. 
The size of each SciFi sub-module is 540 
mm × 4,835 mm, which are displayed in Fig. 3 
[1-23]. The signal of one particle into the SciFi 
is typically registered by two or more detec-
tion channels and a clustering algorithm is 
necessary to combine the signals of those 
channels because each pixel can detect only 
one photon. Collisions are detected in differ-
ent layers of the experiment, each of them 
with a specific task in this complex endeavor. 
On average, there are 1.6 Bunch Crossings 
(BCX) per collision, even though it is expect-
ed to be between 3.8 and 7.6 BCX [6].
2.2. FE - BE communication through 
the GBT
Data acquisition in CERN is gathered using 
VHDL because of its advantages in the sam-
pling and efficiency of code load. The Stratix 
Fig. 3. The dimensions of a module, as described in the simulation, and the definition of stereo angles.  
The size of the dead material is increased to make it visible. Adapted from CERN/LHCb, 2014 [1]
49
Ciencia e Ingeniería Neogranadina
Ciencia e Ingeniería Neogranadina / ISSN 0124-8170 / Vol. 28 / No. 2 / pp. 43-62 / 2018
V GX works under the name MiniDAQ and 
is made up of structures known as AMC40. 
These boards are part of the three stages 
in data transmission and reception at the 
LHCb cavern: Front End (FE), Back End (BE) 
and Gigabit Transceiver (GBT – Gigabit Bi-
directional Trigger and Data Link) [32-33]. 
The codes in the final programming system 
could be written in different languages such 
as Verilog or C but, in the end, the final code 
is translated into VHDL. There are two cen-
tralization deposits, GIT and FORGE, which 
build the codes in collaboration with people 
around the world [12-34-35].
There are two big detection parts in LHCb: 
On-detector and Off-detector, as shown in 
Fig. 4. The FE is located in the On-detector 
and represents the interface between the ex-
periment and data transmission. The Off-de-
tector is in the control rooms where the BE is 
situated. It is necessary to implement ASICs 
(Application Specific Integrated Circuits) in 
the experiment due to the SEUs in the On-de-
tector region. ASIC devices are highly robust 
against radiation. For the BE, COTS (Com-
mercial Off-The-Shelf) is used to reduce 
costs based on their location. Their connec-
tions are made through versatile links [36].
There are some blocks in the codes that 
have to be implemented for synchronization, 
trigger, data acquisition and slow control 
(SC). Some others are used in the coupling 
of modules, such as TIA (Trans-Impedance 
Amplifier), PD (PIN Diode) and LD (Laser 
Driver) [36].
The control system works in the FE, BE 
and GBT due to transmission and reception 
errors. The GBT requires control systems, 
such as Timing and Fast Control (TFC) and 
Experiment Control System (ECS), for data 
synchronization and organization before 
sending the frames. The most important 
processes for signal transmission in 120-
bit frames happen in the BE: de-codification, 
data alignment, BCX ID, LLT and MEP (Multi 
Event Packet – construction of packages). 
The LLT is useful for collecting and regulat-
ing buffers. There is a throttle in charge of 
moderating data validity [37].
Communication between FE and BE 
through GBT occurs under 10-Gigabit Ether-
net. Two links are analyzed, the uplink (from 
FE to BE) and the downlink (from BE to FE), 
which are shown in Fig. 5. The GBTIA for the 
downlink and the GBLD for the uplink serve as 
Fig. 4. Link architecture with the GBT chip set and the versatile link. Adapted from CERN/LHCb, 2015 [36]
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couplings. Some processes take place in-be-
tween these stages. In the uplink, the Scram-
bler/Encoder is implemented to achieve DC 
balance. The Forward Error Correction (FEC) 
sends the signal into the Serializer for trans-
mission through the GBLD. Furthermore, the 
downlink is established through the GBTIA 
for coupling with the Clock and Data Recov-
ery (CDR) as high-speed serial information. 
There is a De-codification/Descrambler for 
tasks similar to the Scrambler/Decoder, but 
backwards. The downlink transmits the TF-
C+ECS protocols. Some versatile links are 
used in FE-GBT and BE-GBT interconnec-
tions using LVDS for signal control [36].
The FEC is made by a Reed Solomon (RS) 
Encoder and Decoder with double-interleav-
ing to deal with burst errors. It has great con-
trol capacity but uses some control bits of 
the frame. This is a disadvantage because 32 
of the 120 bits are being used for something 
other than event data, reducing the number 
of possible clusters in one frame and mak-
ing it less efficient. Nevertheless, the control 
represents security in the transmitted bits. 
The Scrambler uses a balancing system that 
takes random values with defined patterns 
from Boolean operations. This module is 
known as Scrambling Constants, used to en-
sure proper distribution of 0’s and 1’s in the 
data flow. The Scrambling must take place 
before the RS encoder and the Descrambling 
after the RS decoder [36].
The GBT could be configured to be a bi-
directional transceiver or a unidirectional 
transmitter or receiver [38]. In terms of the 
LHCb upgrade, there is a new TFC, named 
Super TFC (S-TFC), which controls every 
Fig. 5. GBT architecture and interfaces. Adapted from CERN/LHCb, 2015 [36]
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state of the readout and synchronization 
links and oversees valid data control and 
throttle management. A Stand-Alone system 
allows the autonomous operation of one or 
any group of sub-detectors, with a special 
operation mode independent from the oth-
ers, also known as partitioning [37].
For the communication between boards, 
a standard module has been designed under 
the name of Advanced Mezzanine Card 40 
(AMC40). These structures are built to or-
ganize external links and cabling for better 
control and synchronization in the readout. 
One AMC40 is composed of Stratix V GX, 
configuration ports, a power supply, Ether-
net communication, data acquisition ports 
for the GBT, clock circuitry and LED user in-
terfaces. This configuration enables easier 
connections and standardizes the modeling 
system so that the connections remain even 
when the operation configuration varies [12]. 
2.3. Operation modes
Operation modes define the implementation 
processes of data acquisition boards, so their 
configuration is of the utmost importance to 
this research. Current acquisition models 
and the changes needed to improve data col-
lection were studied. Even though the boards 
have similar hardware construction, they are 
configured depending on their occupancies. 
Each of them is made with transmission 
times of 25 ns per frame, according to their 
sampling frequency of 40 MHz The principal 
aim of this work is to suppress the large num-
ber of control bits in the frame, so more infor-
mation is sent through User Data [36].
The high data transfer control is a central 
feature of the Standard Mode, which can be 
harmful because the number of control bits 
used cannot be used in data transmission 
or clusters. Nonetheless, it is relevant due to 
the high radiation levels in the high occupan-
cy regions of detectors. The bit disposition of 
the frame is described in Fig. 6, organized as 
follows: 4 bits of Header, 4 bits of SC (divided 
into two parts, Internal Control (IC) and Exter-
nal Control (EC)), 80 bits of User Data (clus-
ters and events), and finally, a 32-bit FEC. 
Thus, efficiency is about 66.6 % in each cycle, 
which corresponds to the ratio between 80 
bits of possible clusters and total number of 
bits (80/120). The transmission bandwidth is 
3.2 Gb/s, even though the bandwidth for the 
total frame is 4.8 Gb/s [36].
The Wide Bus Mode has a different dis-
tribution. The frame is organized as follows: 
the same 8 control bits (Header and SC) and 
112 bits of User Data. This change is relevant 
because its efficiency in data rate increases 
Fig. 6. GBT frame structure. Adapted from CERN/LHCb, 2015 [36]
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from 66.6 % to over 93,3 % due to the ra-
tio between user data and total number of 
frame bits (112/120). Although its efficiency 
increases, control decreases drastically. This 
distribution is shown in Fig. 7. The new effi-
ciency allows the buffer to dispose of all the 
idle data and enables the system to transmit 
a higher bandwidth of 4.48 Gb/s. With this 
modification, code blocks vary notably. The 
Header has a data valid signal which is use-
ful in frame transmission and reception so 
that it can have precise processing. The sig-
nals must be DC balanced, which is one of 
the reasons why Scrambling must be present 
whether there is FEC or not. Despite the fact 
that the Wide Bus Mode is being used for the 
uplink, the downlink still uses the Standard 
Mode format to send control to the caverns. 
When it comes to uplink, the Wide Bus Mode 
is used for cluster transmission from FE to 
BE since there is no need to send clusters 
through the downlink [36].
The Stratix V GX is capable of immediate 
simulation processes. In this respect, build-
ing data acquisition codes has the advantage 
of a preview analysis to fulfill CERN proto-
cols. Test benches are proposed for simula-
tion to estimate hypotheses about how these 
systems would work under protocol condi-
tions. The simulations are generated from a 
CCPC (Credit Card PC) with SC by a Generic 
Data Generator, which sends information to 
the FE. This information is configured via a 
.txt document. Simulations are indispens-
able to avoid unnecessary execution outlay 
with the preview revision of the established 
formats. This configuration is made through 
a USB Blaster, so there is no need to discon-
nect the boards from the AMC40 to simulate, 
compile and program [36]. These boards can 
work as Stand-Alone to simulate, configure, 
control and operate small-scale tests of the 
FE. Test benches must have emulated data 
to check the proper operation of codes [12].
3. RESULTS AND DISCUSSION
This section will describe the configurations 
implemented in the relevant modules for 
data transfer. For better understanding, re-
fer to the block diagrams of both operation 
modes. The Standard Mode in Fig. 8 shows 
the blocks in the transmission stage on the 
top and the reception stage below. Some of 
these modules were described before. The 
Bit Interleaver reorganizes the information 
for the serialization process before trans-
mission. This information is transferred 
through the GBT link which is represented by 
the dotted line.
In the reception stage, the process is com-
pletely inverted as the information has to be 
de-serialized. The Bit De-Interleaver reorga-
nizes the information for RS decoder recog-
nition. The frame enters the Descrambler to 
Fig. 7. Wide frame format on uplink. Adapted from CERN/LHCb, 2015 [36]
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reset the signal as it was originally written 
into the transmission lines, according to pat-
tern constants, so that clusters are arranged 
as they were first sent. 
Fig. 9 shows the Wide Bus Mode block 
diagram with the corresponding modifica-
tions. In essence, the changes are based 
on the quantity of bits for clusters and con-
trol. In the blocks inside this process some 
changes were made and, as a result, the RS 
Encoder and Decoder had to be cut out. For 
the GBT modification, each of its parts has to 
be studied. This preliminary stage requires 
understanding and inspecting each module 
and subroutine which can then be implement-
ed in the final program. Some of the modules 
are the product of firmware or templates in 
VHDL and Verilog, created by compilers 
such as MegaWizard. To suppress the FEC 
control in transmission is the principal aim 
of these configurations. The modifications 
are presented from the most general pro-
gram to the least, even though the changes 
were made the other way around. 
3.1. Code modifications
One condition that must be considered during 
the whole process is the number of bit mod-
ifications in inputs and outputs. The input 
word has to be changed from i_word(83:0) to 
i_word(115:0), considering the non-modifica-
tion of the SC. These corrections were made 
to all the modules and sub-routines, starting 
with gbt_0 which is in charge of initial values, 
constants and arguments.
3.1.1. General changes
Due to the size of the program, some sub-rou-
tines were used to divide the code into smaller 
Fig. 8. Standard Mode GBT encoding and decoding block diagram. Adapted from CERN/LHCb, 2015 [36]
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blocks or packages. Inside these packages, 
some component declarations were made. 
Three of the fundamental packages are:
- Work.gbt_tx
- Work.multi_gigabit_transceivers
- Work.gbt_rx
These sub-codes are included as if they 
were libraries at the beginning of the top-lev-
el code. There are three of them: transmis-
sion, GBT and reception, one for each stage. 
Some other useful modules in the final code 
are declared as:
- Gbt_bank
- Vendor_specific_gbt_bank_package
- Gbt_banks_user_setup
- Gbt_bank_ID
These four refer to GBT, manufacturer’s 
characteristics, adjustments to the program 
conditions and package identification, re-
spectively. In Gbt_bank, data number is de-
fined as follows: 84 for Standard Mode and 
an extra number of bits are added for the 
Wide Bus Mode. The central code, Gbt_bank.
vhd, is where connections and parameters 
are declared, some of which are vendor-spe-
cific, in this case for Altera. Control ports are 
inside a GBT bank module classified into 
records in <vendor>_<specific>_gbt_bank_
package.vhd. There is a user-modifiable file, 
<vendor>_<specific>_gbt_bank_user_setup.
vhd, in which adjustments are made to run 
with a specific board.
User setup is in charge of simple input 
changes. It selects the operation mode and 
some other features. An MGT (Multi Gigabit 
Transceiver) is implemented inside the GBT, 
Fig. 9. Wide Bus Mode GBT encoding and decoding block diagram. Created by the author, 2015.
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defined as a hard block. The MGT is in charge 
of serialization in transmission and deserial-
ization in reception. The GBT receptor aligns, 
decodes and descrambles the input signal.
In the construction of every code, sub-rou-
tine and module, several parameters have to 
be identified straight away. Two features of 
the modules are described and organized in 
Gbt_bank_user_setup_R, which are config-
ured through two constants as follows:
- 0 for GBT_FRAME or 1 for WIDE_BUS or 
2 for GBT_8B_10B
- 0 for STANDARD or 1 for LATENCY_OP-
TIMIZED
These define the operation mode that will be 
implemented, as well as whether latency opti-
mization will be used or not. For latency optimi-
zation, temporization resources become a criti-
cal factor due to the high number of domains in 
the multi-link implementation of the clock. 
3.1.2. Specific changes and port de-
scription
There are two significant modules for all the 
codes: gbt_tx and gbt_rx, for transmission 
and reception, respectively. These are part of 
the GBT code, which is compiled over the top 
level. The modules will be described below.
- Transmission
VHDL programming is aided by a block 
representation known as .BDF files (Block 
Design File) making input and output code 
modifications easier. There is an input for 
the transmission block which warns the 
program about events. The clocks have to 
be declared in 40 MHz and 120 MHz for the 
implementation of serializing and de-serial-
izing. The bit quantity per port was changed. 
The input and output signals had to be 
changed for intermediate variables so that 
they would not have any issue nor harm the 
functioning of the initialized vectors, such as 
“i” and “o”.
The GBT has a GearBox with multiplexor 
or demultiplexor (MUX/DEMUX) functions to 
prepare the signal for the MGT. The transmis-
sion block has a few sub-modules inside, the 
first of them is the Scrambling. It consists of 
a 40 MHz clock, data valid input, reset, 112 
input for clusters and SC. In Standard Mode, 
the Scrambling is for 84 bits; therefore, it 
has been divided into four scramblers with 
21 bits each. For Wide Bus Mode, the groups 
must include 29 bits for each Scrambler so 
that a 116-bit Scrambling is constructed. 
Some scrambling patterns are selected at 
the beginning within the Scrambling_Con-
stants to perform bit interleaving inside this 
Scrambler code; i.e. a sequence of bits allow-
ing the transmission of a balanced DC frame 
with a simple coding or decoding scheme in 
the signal. The size of each Scrambling_Con-
stants block has been modified from Stan-
dard Mode to adjust the requirements of the 
Wide Bus Mode.
Inside the Scrambling blocks, several flip-
flops are located with different writing and 
reading times for data storage. The Scram-
bling_Constants block only has one reset, 
four Reset_Pattern outputs, and a Header 
connected to a D flip-flop controlled by a 40 
MHz clock. The Scrambling_Constants block 
defines the ports mentioned for Scrambler_
Reset_pattern implementation. The Head-
er must be data valid to enable signals. 
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There are four Scramblers configured in the 
same way, arranged to divide the informa-
tion into four groups of 29 bits each. Some 
logic functions are added to fulfill the scram-
bling processes inside Scrambling_Con-
stants. At the end of the Scrambler, there 
are four Scrambled_word files that concat-
enate to make a 116-bit output. The outputs 
of Scrambled_word and S_Header are con-
nected with two flip-flops, one for data and 
the other for header synchronization. 
The second block in gbt_tx for the Stan-
dard Mode is the Encoder. This one is not 
included in the Wide Bus format due to its 
lower control operation. This RS Encoder has 
to be suppressed from the final code for not 
requiring a FEC. To understand its function-
ing, this block allows its suppression, but it is 
not a matter of simple omission. Inside the 
Encoder, there are two RS Encoder modules 
with the same structure of 44 bits each. They 
are split into two to become a double-error 
correction that consists of 4 bits each and 
is what makes a 16-consecutive-bit correc-
tion possible. Codified and non-codified out-
puts are declared for comparative purposes. 
Their internal processes are conducted in-
stantiating a polynomial divider to apply the 
RS functions.
The next block is the Interleaver which 
has a “for” routine that interleaves the bits of 
the frame in order to encode the information 
and deliver it properly for serialization. The 
Interleaver allows the RS to process its dou-
ble-web control and, even if the RS is not im-
plemented in the Wide Bus Mode, it should 
be kept to prepare the bits for serial transfer. 
The last module of the transmission 
stage is a MUX, which organizes packages 
of 120 bits to 40 bits at a higher transmission 
frequency. This is useful in the imple-
mentation of the MGT hard block for data 
serialization. This MUX consists of two inter-
nal modules. RW_TX_DP_RAM eases the or-
ganization of writing and reading signals for 
the MUX. Some intermediate signals are de-
fined for the writing and reading processes, 
without intervening with the definitive ones. 
This block is in charge of organizing the bits 
in the MUX function using a 40 MHz clock 
according to its original sampling time of 25 
ns. After this, the 120 MHz clock is useful for 
dividing the frame into four. Three of the four 
sections are where the 120 bits are located. 
The fourth section is created having regard 
to the programming logic, in which powers 
of two are necessary. Therefore, the last 40 
bits are not read. Some counters inside the 
code are implemented to supervise the MUX 
addressing function. 
The second module of the MUX is TX_
DP_RAM with an input of 160 bits. This block 
only reads the 120 MSB (Most Significant 
Bits). It is run through the MegaWizard and 
defines the 120 and 40 MHz clocks. It is in 
charge of transmitting 40 parallel bits faster 
in order to reach the same amount of infor-
mation in the required 25 ns per frame. In the 
MUX and DEMUX, the MegaWizard is called 
upon to compile specific functions inside the 
FPGA blocks. After the MUX, data are sent 
to the MGT hard block, which is in charge of 
converting the 40-bit signal to serial.
- Reception
The second big module of the top level 
is gbt_rx. In reception, as in transmission, 
similar processes occur with the input and 
output. Some intermediate variables are de-
clared in order not to harm the initiation val-
ues during the logic operations of the code. 
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The pattern search does not have 
sub-modules, so it is a little bit longer and 
complex. This module checks the Header 
in the frame 4 MSB. First, it verifies whether 
data are valid or idle. Some constants must 
be declared at the beginning so as to com-
pare them with the incoming frame, just for 
control purposes. This is useful in the recog-
nition of the number of incoming clusters. 
To ensure the robustness of synchroniza-
tion, there is a frame lock and a frame track-
ing routine. During the frame lock, the recep-
tor must be blocked in the least amount of 
time possible in order to minimize dead time 
in case there are losses during normal opera-
tion. In the frame tracking, the receiver must 
avoid the reset of block cycle, unless there 
are plenty of consecutive errors, so that buf-
fers do not get overcharged.
The next module is the DEMUX that is in 
charge of the opposite task of the MUX and 
has modules inside of it. The first one is Read_
RX_DP_RAM, which detects the value of the 
Write_address, confirming that the first valid 
data were written, and then starts reading the 
signal. Another intermediate block named 
RX_DP_RAM is managed by MegaWizard, 
where the information is reorganized to be 
sent through a 120-bit parallel port.
The next block is reverse_interleaving, 
which is in charge of the inverse function of 
the interleaver. It accommodates the signal 
without following clock cycles. Because the 
decoding is just for Standard Mode, it is not 
implemented in this research. Therefore, the 
same conditions that were considered for the 
encoding stage were also applied to the de-
coding. The next module is the Descrambling, 
which has four sub-modules divided into 
Some event identification flags are created 
inside the code for valid or idle data, so three 
signals—Data_valid, Start_of_packet and 
End_of_packet—are declared. An output with 
the non-corrected data is used to compare it 
with the corrected one in the reception pro-
cess in order to define whether the received 
data are correct or not or, in any case, where 
the original data frame is needed. There is 
an input bit to check frame alignment. The 
frame passes through the MGT hard block 
before reception. It de-serializes the data 
and forms a 40-bit signal at 120 MHz so that 
it reorganizes it as first sent.
The first block inside the reception is the 
Manual Frame Alignment (MFA). All of the 
information goes inside the MFA in 40-bit 
packages through RX_Parallel after pass-
ing through the MGT receptor. Bit_Slip_Cmd 
moves the information in a serial line and 
is used to indicate where Start_Bit should 
feed back the inputs to synchronize the 
frame. The synchronization is confirmed by 
GX_Alignment_Done. This MFA consists of 
several sub-modules, starting with Modu-
lo_40_Counter. It has a counter from 0 to 39 
that organizes the 40-bit packages and re-
views the patterns in Pattern_Search before 
they go into the DEMUX. Later in the process, 
there is a Write_RX_DP_RAM in charge of 
moving the information from left to right for 
package building. Inside this block, writing 
addresses are generated for reception. Here, 
something like the organization that takes 
place in the MUX happens but in reverse, 
where the bits are organized into groups of 
40 by shifting the original signal. After this 
process, the signal goes into Pattern_Search 
and the DEMUX. 
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29-bit groups, just like the Scrambling, but 
carrying out the inverse operation. It reorga-
nizes the information and receives it properly. 
Similar to the Scrambler, pattern correspon-
dence is achieved between input signals for 
DC balancing by several Boolean operations. 
A Verilog code adaptation must be made in 
this case. The Boolean operations in the De-
scrambler are very similar to the Scrambler 
ones. When the four sub-modules are out-
putted, one parallel output must be concate-
nated for a large Descrambling that includes 
all the data. 
The last block in the reception stage is 
responsible for confirming data alignment 
with a Start/End Packet, defined at the be-
ginning and at the end of the packets to 
be read at 40 MHz All these changes were 
made to configure operation modes to reach 
higher data transmission efficiency. The in-
ner codes have fulfilled the requirements for 
simulations and the formats were proven to 
function under CERN protocols. 
4. CONCLUSIONS
The scintillating fibers are the principal 
mechanism in the preparation of this arti-
cle. Furthermore, the modifications present-
ed are applied to data acquisition boards 
in order to improve event analyses, and the 
increase in data makes it possible to apply 
the corresponding statistics. The resolution 
level will be enlarged because of the im-
provements that have already been made, 
and the ones that will take place during the 
LS2. In the study of elementary particles, the 
construction of these fibers and their data 
recuperation methods will help recognition 
processes. 
The modifications of the GBT code be-
tween FE and BE represents an improve-
ment in cluster transmission efficiency. The 
operation mode configuration from Standard 
Mode to Wide Bus Mode took place in the 
VHDL routine implementation, establishing a 
data recollection system for the regions fur-
ther from the beam-pipe, also known as low 
occupancy regions, which represent almost 
80 % of the experiment acceptance. The ap-
plication of the Wide Bus Mode is not justi-
fied in high occupancy regions due to high 
radiation levels. Because of the large num-
ber of SEUs in data acquisition, it is inevita-
ble to use a control as a part of the frame. 
Therefore, the Standard Mode is needed in 
high occupancy regions due to its FEC. 
The implementation of this operation 
mode is highly important to data acquisition 
due to the amount of data needed to draw 
conclusions for high energy physics through 
the statistical processes involved. The high 
data rate with this new mode recognizes that 
the storage capacity may suffer significant 
consequences in the usage of valid and idle 
data inside the codes. valid data flag allows 
only useful data storage by ignoring the idle 
ones. The buffers may dispose of unneces-
sary information thanks to the application of 
these programming sub-routines, which per-
mits data transmission efficiency to increase 
from about 66.6 % to 93.3 % of the frame. 
VHDL implementation in CERN acquisi-
tion processes is due to its hardware-orient-
ed programming that makes more efficient 
reception and transmission possible be-
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cause of its high sampling frequencies. This 
tool is fundamental to the development of 
the LHCb upgrade in order to achieve higher 
robustness.
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